Preview

Doklady BGUIR

Advanced search

Super-Junction Insulated-Gate Bipolar Transistor with a Vertical Channel Arrangement and a Shielded Floating Charge-Carrier Accumulation Layer

https://doi.org/10.35596/1729-7648-2026-24-5-24-32

Abstract

A device structure for a superjunction insulated-gate bipolar transistor featuring a floating charge-carrier accumulation layer has been proposed and investigated via computer simulation. In this structure, the accumulation layer is shielded by an underlying p-type layer. It is established that the charge-carrier concentration within the accumulation layer does not affect the breakdown voltage. Furthermore, the proposed insulated-gate bipolar transistor structure demonstrates superior efficiency compared to conventional superjunction trench insulated-gate bipolar transistor’s, as well as those utilizing a floating p-region or an adaptive holeextraction path. Specifically, at an identical on-state voltage drop of 0.946 V, the turn-off energy loss of the proposed device is 75.38 % lower than that of a superjunction trench insulated-gate bipolar transistor with a floating p-region, and 52 % lower than that of a device with an adaptive hole-extraction path. Conversely, for a constant turn-off energy loss of 2.3 mJ/cm2, the on-state voltage drop of the proposed device is 39.86 % lower than that of a standard superjunction trench insulated-gate bipolar transistor.

About the Authors

Thanh Nguyen Trong
Belarusian State University of Informatics and Radioelectronics
Belarus

Trong Thanh Nguyen, Postgraduate of the Department of Microand Nanoelectronics

Minsk



I. Lovshenko
Belarusian State University of Informatics and Radioelectronics
Belarus

Lovshenko I., Head of the Research Laboratory “Computer-Aided Design of Microand Nanoelectronic Systems” (Lab. 4.4)

Minsk



V. Volcheck
Belarusian State University of Informatics and Radioelectronics
Belarus

 Volcheck Vladislav, Cand. Sci. (Tech.), Senior Researcher at the Lab. 4.4  Tel.: +375 17 293-86-79

220013, Minsk, P. Brovki St., 6



P. Novikov
Belarusian State University of Informatics and Radioelectronics
Russian Federation

Novikov P., Junior Research at the Lab. 4.4

Minsk



V. Stempitsky
Belarusian State University of Informatics and Radioelectronics
Russian Federation

Stempitsky V., Cand. Sci. (Tech.), Associate Professor, Scientific Director of the Lab. 4.4, Vice-Rector for Research

Minsk



References

1. Iwamuro N., Laska T. (2017) IGBT History, State-of-the-Art, and Future Prospects. IEEE Transactions on Electron Devices. 64 (3), 741–752. https://doi.org/10.1109/TED.2017.2654599.

2. Wang H., Su M., Sheng K. (2017) Theoretical Performance Limit of the IGBT. IEEE Transactions on Electron Devices. 64 (10), 4184–4192. https://doi.org/10.1109/TED.2017.2737021.

3. Bernet S. (2000) Recent Developments of High Power Converters for Industry and Traction Applications. IEEE Transactions on Power Electronics. 15 (6), 1102–1117. https://doi.org/10.1109/63.892825.

4. Shenai K. (2015) The Invention and Demonstration of the IGBT. IEEE Power Electronics Magazine. 2 (2), 12–16. https://doi.org/10.1109/MPEL.2015.2421751.

5. Laska T., Munzer M., Pfirsch F., Schaeffer C., Schmidt T. (2000) The Field Stop IGBT (FS IGBT). A New Power Device Concept with a Great Improvement Potential. 12th International Symposium on Power Semiconductor Devices & ICs Proceedings. 355–358. https://doi.org/10.1109/ISPSD.2000.856842.

6. Zhang W., Zhang B., Qiao M., Li Z., Luo X., Li Z. (2017) The RON,min of Balanced Symmetric Vertical Super Junction Based on R-Well Model. IEEE Transactions on Electron Devices. 64 (1), 224–230. https://doi.org/10.1109/TED.2016.2632113.

7. Antoniou M., Udrea F., Bauer F. (2010) The Superjunction Insulated Gate Bipolar Transistor Optimization and Modeling. IEEE Transactions on Electron Devices. 57 (3), 594–600. https://doi.org/10.1109/TED.2009.2039260.

8. Oh K. H., Lee J., Lee K. H., Kim Y. C., Yun C. (2006) A Simulation Study on Novel Field Stop IGBTs Using Superjunction. IEEE Transactions on Electron Devices. 53 (4), 884–890. https://doi.org/10.1109/TED.2006.870278.

9. Takahashi T., Tomomatsu Y., Sato K. (2008) CSTBT (III) as the Next Generation IGBT. Proceedings of the 20th International Symposium on Power Semiconductor Devices & IC’s. 72–75. https://doi.org/10.1109/ISPSD.2008.4538900.

10. Zhang J. P., Deng H. N., Zhu R. R., Li Z. H., Zhang B. (2022) High Performance Carrier Stored Trench Bipolar Transistor with Dual Shielding Structure. Chinese Physics B. 32 (3). https://doi.org/10.1088/1674-1056/ac873d.

11. Wei J., Zhang S., Luo X., Fan D., Zhang B. (2021) Low Switching Loss and EMI Noise IGBT with Self-Adaptive Hole-Extracting Path. IEEE Transactions on Electron Devices. 68 (5), 2572–2576. https://doi.org/10.1109/TED.2021.3065898.


Review

For citations:


Trong T., Lovshenko I., Volcheck V., Novikov P., Stempitsky V. Super-Junction Insulated-Gate Bipolar Transistor with a Vertical Channel Arrangement and a Shielded Floating Charge-Carrier Accumulation Layer. Doklady BGUIR. 2026;24(5):24-32. (In Russ.) https://doi.org/10.35596/1729-7648-2026-24-5-24-32

Views: 10

JATS XML


Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 License.


ISSN 1729-7648 (Print)
ISSN 2708-0382 (Online)