Hardware Implementation of a Two-Layer Neural Network Based on FPGA: Analysis of the Efficiency of Using ReLU and LeakyReLU Activation Functions

O. Subbotenko; M. Vashkevich

For citations:

Subbotenko O., Vashkevich M. Hardware Implementation of a Two-Layer Neural Network Based on FPGA: Analysis of the Efficiency of Using ReLU and LeakyReLU Activation Functions. Doklady BGUIR. 2026;24(2):69-78. (In Russ.) https://doi.org/10.35596/1729-7648-2026-24-2-69-78

Views PDF (Rus): 68

JATS XML

This work is licensed under a Creative Commons Attribution 4.0 License.

ISSN 1729-7648 (Print)
ISSN 2708-0382 (Online)

Username
Password
	Remember me
Not a user? Register with this site Forgot your password?

User

Doklady BGUIR

For citations:

Cookies policy