Preview

Doklady BGUIR

Advanced search

Accelerated Testing of High Power Transistors for Long Operation when Solving Problems of Prediction of their Reliability by the Method of Imitation Simulation

https://doi.org/10.35596/1729-7648-2022-20-4-36-43

Abstract

When evaluating the individual reliability of semiconductor devices by gradual failures for a given operating time, the value of the electrical parameter of a particular instance for this operating time is predicted using the simulation method. To obtain a prediction of an electrical parameter, it is necessary to have a simulation model in the form of a function of the relationship between a given operating time and the level of simulation impact. The simulation model is obtained with the help of preliminary studies (training experiment) of a training sample of semiconductor devices of the type of interest with the volume of approximately 50 ... 100 copies. The application of the model is reduced to the calculation of the level of simulation impact corresponding to a given operating time. The result of measuring the electrical parameter at the calculated level of the imitation impact in a new specimen of the same type that did not take part in the training experiment should be considered as a prediction of this parameter for a given operating time. An integral part of the preliminary research to obtain a simulation model is the testing of semiconductor devices of the training set for a long operating time, which can be tens of thousands of hours, which necessitates planning and conducting accelerated tests. The article substantiates the conditions for conducting accelerated forced tests in relation to high-power bipolar transistors of the KT872A type. The increased temperature and the reverse voltage applied to the collector junction of the transistors are chosen as factors accelerating the tests. The test acceleration coefficient is calculated relative to the operating mode of the transistors. Based on the results of the accelerated tests for the electrical parameter (collector-emitter saturation voltage), a mathematical model was obtained in the form of a dependence of its average value on the operating time. The presence of this model is necessary to determine the function of recalculating the given operating time of transistors to the value of the simulation impact.

About the Authors

V. O. Kaziuchyts
Belarusian State University of Informatics and Radioelectronics
Belarus

M. Sci, Postgraduate 

Minsk



E. V. Kalita
Belarusian State University of Informatics and Radioelectronics
Belarus

Assistant 

Minsk



S. M. Borovikov
Belarusian State University of Informatics and Radioelectronics
Belarus

Borovikov Sergei Maksimovich,  Cand. Of Sci., Associate Professor at the Department of Information and Computer Systems Design 

220013, Minsk, P. Brovka St., 6

tel. +375-17-293-88-38



A. I. Berasnevich
Belarusian State University of Informatics and Radioelectronics
Belarus

M. Sci, Senior Lecturer at the Department of Information and Computer Systems Design 

Minsk



References

1. Borovikov S.M. [Statistical forecasting for the rejection of potentially unreliable electronic products]. Moscow: New Knowledge; 2013. (In Russ.)

2. Borovikov S.M., Tsyrelchuk I.N., Shneiderov E.N., Beresnevich A.I. [Predicting the reliability of electronic products]. Minsk: MGVRK; 2010. (In Russ.)

3. Borovikov S.M., Shcherba A.I. [Forecasting the performance of semiconductor devices by simulation]. Informacionnye tekhnologii v proektirovanii i proizvodstve = Information technologies in design and production. 2002;4:37-40. (In Russ.)

4. Borovikov S.M., Kalita E.V., Berasnevich A.I. [Modeling of the electrical parameter of transistors in predicting their reliability by the method of simulation effects]. Internauka = Internauka. 2022;7-2(230): 25-30. (In Russ.)

5. Escobar L.A., Meeker W.Q. A Review of Accelerated Test Models. Statistical Science. 2006;21(4):552-577. DOI: 10.1214/088342306000000321.

6. Failure Mechanisms and Models for Semiconductor Devices. Arlington: JEDEC Solid State Technology Association; 2009.

7. [Semiconductor electronics] / trans. from eng. M.V. Ryabchitsky, S.V. Turkish, O.N. Ermakov, edit. T.E. Brod. Moscow: DMK Press; 2015. (In Russ.)

8. Borovikov S.M., Shneiderov E.N., Plebanovich V.I., Berasnevich A.I., Burak I.A. [Experimental study of the degradation of electronic products]. Doklady BGUIR = Doklady BGUIR. 2017;2:45-52. (In Russ.)

9. Borovikov S.M. [Theoretical foundations of design, technology and reliability]. Minsk: PRO Design; 1998:62-65. (In Russ.)


Review

For citations:


Kaziuchyts V.O., Kalita E.V., Borovikov S.M., Berasnevich A.I. Accelerated Testing of High Power Transistors for Long Operation when Solving Problems of Prediction of their Reliability by the Method of Imitation Simulation. Doklady BGUIR. 2022;20(4):36-43. (In Russ.) https://doi.org/10.35596/1729-7648-2022-20-4-36-43

Views: 2316


Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 License.


ISSN 1729-7648 (Print)
ISSN 2708-0382 (Online)