<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE article PUBLIC "-//NLM//DTD JATS (Z39.96) Journal Publishing DTD v1.3 20210610//EN" "JATS-journalpublishing1-3.dtd">
<article article-type="research-article" dtd-version="1.3" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xml:lang="ru"><front><journal-meta><journal-id journal-id-type="publisher-id">bsuir</journal-id><journal-title-group><journal-title xml:lang="ru">Доклады БГУИР</journal-title><trans-title-group xml:lang="en"><trans-title>Doklady BGUIR</trans-title></trans-title-group></journal-title-group><issn pub-type="ppub">1729-7648</issn><issn pub-type="epub">2708-0382</issn><publisher><publisher-name>БГУИР</publisher-name></publisher></journal-meta><article-meta><article-id custom-type="elpub" pub-id-type="custom">bsuir-822</article-id><article-categories><subj-group subj-group-type="heading"><subject>Research Article</subject></subj-group><subj-group subj-group-type="section-heading" xml:lang="ru"><subject>Статьи</subject></subj-group></article-categories><title-group><article-title>БИПОЛЯРНЫЙ ТРАНЗИСТОР С ИЗОЛИРОВАННЫМ ЗАТВОРОМ, ИЗГОТОВЛЕННЫЙ В ОБЪЕМНОМ КРЕМНИИ И ПО ТЕХНОЛОГИИ «КРЕМНИЙ НА ИЗОЛЯТОРЕ»</article-title><trans-title-group xml:lang="en"><trans-title>INSULATED-GATE BIPOLAR TRANSISTOR FORMED IN THE BULK SILICON AND USING «SILICON ON INSULATOR» TECHNOLOGY</trans-title></trans-title-group></title-group><contrib-group><contrib contrib-type="author" corresp="yes"><name-alternatives><name name-style="eastern" xml:lang="ru"><surname>Ибрагим</surname><given-names>Ш.</given-names></name><name name-style="western" xml:lang="en"><surname>Ibrahim</surname><given-names>S.</given-names></name></name-alternatives><email xlink:type="simple">noemail@neicon.ru</email><xref ref-type="aff" rid="aff-1"/></contrib><contrib contrib-type="author" corresp="yes"><name-alternatives><name name-style="eastern" xml:lang="ru"><surname>Ловшенко</surname><given-names>И. Ю.</given-names></name><name name-style="western" xml:lang="en"><surname>Lovshenko</surname><given-names>I. Yu.</given-names></name></name-alternatives><email xlink:type="simple">noemail@neicon.ru</email><xref ref-type="aff" rid="aff-1"/></contrib><contrib contrib-type="author" corresp="yes"><name-alternatives><name name-style="eastern" xml:lang="ru"><surname>Стемпицкий</surname><given-names>В. Р.</given-names></name><name name-style="western" xml:lang="en"><surname>Stempitsky</surname><given-names>V. R.</given-names></name></name-alternatives><email xlink:type="simple">noemail@neicon.ru</email><xref ref-type="aff" rid="aff-1"/></contrib></contrib-group><aff xml:lang="ru" id="aff-1"><institution>Белорусский государственный университет информатики и радиоэлектроники</institution><country>Belarus</country></aff><pub-date pub-type="collection"><year>2016</year></pub-date><pub-date pub-type="epub"><day>03</day><month>06</month><year>2019</year></pub-date><volume>0</volume><issue>8</issue><fpage>89</fpage><lpage>93</lpage><permissions><copyright-statement>Copyright &amp;#x00A9; Ибрагим Ш., Ловшенко И.Ю., Стемпицкий В.Р., 2019</copyright-statement><copyright-year>2019</copyright-year><copyright-holder xml:lang="ru">Ибрагим Ш., Ловшенко И.Ю., Стемпицкий В.Р.</copyright-holder><copyright-holder xml:lang="en">Ibrahim S., Lovshenko I.Y., Stempitsky V.R.</copyright-holder><license xml:lang="ru" license-type="creative-commons-attribution" xlink:href="https://creativecommons.org/licenses/by/4.0/" xlink:type="simple"><license-p>Данная работа распространяется под лицензией Creative Commons Attribution 4.0.</license-p></license><license xml:lang="en" license-type="creative-commons-attribution" xlink:href="https://creativecommons.org/licenses/by/4.0/" xlink:type="simple"><license-p>This work is licensed under a Creative Commons Attribution 4.0 License.</license-p></license></permissions><self-uri xlink:href="https://doklady.bsuir.by/jour/article/view/822">https://doklady.bsuir.by/jour/article/view/822</self-uri><abstract><p>Представлены результаты оптимизации конструктивно-технологических параметров приборных структур биполярного транзистора с изолированным затвором (БТИЗ), сформированного в стандартном кремнии и по технологии «Кремний на изоляторе» (КНИ). Рассмотрены особенности функционирования различных конструктивных решений БТИЗ. Предложена и исследована конструкция БТИЗ на КНИ структуре с несколькими затворами, что обеспечивает ступенчатое изменение коммутируемого тока.</p></abstract><trans-abstract xml:lang="en"><p>The results of the optimization of design and technological parameters device structures insulated-gate bipolar transistor (IGBT), formed in bulk silicon and using «Silicon on Insulator» (SOI) technology are presented. The specific features of the functioning of various constructive solutions IGBT are studied. A construction of SOI-IGBT structure with multiple gates, which allows a step change in the switched current, is suggested and investigated.</p></trans-abstract><kwd-group xml:lang="ru"><kwd>биполярный транзистор c изолированным затвором</kwd><kwd>конструкция</kwd><kwd>технология изготовления</kwd><kwd>статические и динамические характеристики</kwd></kwd-group><kwd-group xml:lang="en"><kwd>isolated gate bipolar transistor</kwd><kwd>structure</kwd><kwd>manufacturing technology</kwd><kwd>static and dynamic characteristics</kwd></kwd-group></article-meta></front><back><ref-list><title>References</title><ref id="cit1"><label>1</label><citation-alternatives><mixed-citation xml:lang="ru">Khanna V.K. The Insulated Gate Bipolar Transistor IGBT. Theory and Design. IEEE, 2003.</mixed-citation><mixed-citation xml:lang="en">Khanna V.K. The Insulated Gate Bipolar Transistor IGBT. Theory and Design. IEEE, 2003.</mixed-citation></citation-alternatives></ref><ref id="cit2"><label>2</label><citation-alternatives><mixed-citation xml:lang="ru">Ловшенко И.Ю., Стемпицкий В.Р., Турцевич А.С. и др. // Докл. БГУИР. 2013. № 4. С. 10-16.</mixed-citation><mixed-citation xml:lang="en">Ловшенко И.Ю., Стемпицкий В.Р., Турцевич А.С. и др. // Докл. БГУИР. 2013. № 4. С. 10-16.</mixed-citation></citation-alternatives></ref><ref id="cit3"><label>3</label><citation-alternatives><mixed-citation xml:lang="ru">Ловшенко И.Ю., Стемпицкий В.Р., Турцевич А.С. и др. // Электроника-Инфо. 2013. № 3. С. 23-26.</mixed-citation><mixed-citation xml:lang="en">Ловшенко И.Ю., Стемпицкий В.Р., Турцевич А.С. и др. // Электроника-Инфо. 2013. № 3. С. 23-26.</mixed-citation></citation-alternatives></ref><ref id="cit4"><label>4</label><citation-alternatives><mixed-citation xml:lang="ru">Artamonov A.M., Nelayev V.V., Shelibak I.M. // Proc. of XI Int. Conf. on the Experience of Designing and Application of CAD Systems in Microelectronics (CADSM’2011). Lviv, 2011. P. 8-9.</mixed-citation><mixed-citation xml:lang="en">Artamonov A.M., Nelayev V.V., Shelibak I.M. // Proc. of XI Int. Conf. on the Experience of Designing and Application of CAD Systems in Microelectronics (CADSM’2011). Lviv, 2011. P. 8-9.</mixed-citation></citation-alternatives></ref><ref id="cit5"><label>5</label><citation-alternatives><mixed-citation xml:lang="ru">Hideaki Kawahara, Philip Leland Hower. Lateral insulated gate bipolar transistor / USA Patent № US 2010/0032713 A1.</mixed-citation><mixed-citation xml:lang="en">Hideaki Kawahara, Philip Leland Hower. Lateral insulated gate bipolar transistor / USA Patent № US 2010/0032713 A1.</mixed-citation></citation-alternatives></ref><ref id="cit6"><label>6</label><citation-alternatives><mixed-citation xml:lang="ru">Masato Taki, Masahiro Kawakami, Kiyoharu Hayakawa et al. Lateral SOI semiconducting devices and manufacturing method thereof / US Patent № 7943957 B2.</mixed-citation><mixed-citation xml:lang="en">Masato Taki, Masahiro Kawakami, Kiyoharu Hayakawa et al. Lateral SOI semiconducting devices and manufacturing method thereof / US Patent № 7943957 B2.</mixed-citation></citation-alternatives></ref><ref id="cit7"><label>7</label><citation-alternatives><mixed-citation xml:lang="ru">Akio Nakagawa, Norio Yasuhara. High breakdown voltage semiconductor device / USA Patent № 5241210.</mixed-citation><mixed-citation xml:lang="en">Akio Nakagawa, Norio Yasuhara. High breakdown voltage semiconductor device / USA Patent № 5241210.</mixed-citation></citation-alternatives></ref><ref id="cit8"><label>8</label><citation-alternatives><mixed-citation xml:lang="ru">SILVACO. [Электронный ресурс]. - Режим доступа: http://silvaco.com/. - Дата доступа: 06.12.2016.</mixed-citation><mixed-citation xml:lang="en">SILVACO. [Электронный ресурс]. - Режим доступа: http://silvaco.com/. - Дата доступа: 06.12.2016.</mixed-citation></citation-alternatives></ref><ref id="cit9"><label>9</label><citation-alternatives><mixed-citation xml:lang="ru">Управление и оптимизация производственно-технологических процессов / Под ред. Д.В. Гаскарова. СПб., 1995.</mixed-citation><mixed-citation xml:lang="en">Управление и оптимизация производственно-технологических процессов / Под ред. Д.В. Гаскарова. СПб., 1995.</mixed-citation></citation-alternatives></ref><ref id="cit10"><label>10</label><citation-alternatives><mixed-citation xml:lang="ru">Попов С., Ларина М. // Вест. НГУ. 2004. № 26. С. 137-141.</mixed-citation><mixed-citation xml:lang="en">Попов С., Ларина М. // Вест. НГУ. 2004. № 26. С. 137-141.</mixed-citation></citation-alternatives></ref><ref id="cit11"><label>11</label><citation-alternatives><mixed-citation xml:lang="ru">Hartman, K., Lezki E., Schafer W. Statistische Versuchsplanung und -auswertung in der Stoffwirtschaft. Leipzig, 1974.</mixed-citation><mixed-citation xml:lang="en">Hartman, K., Lezki E., Schafer W. Statistische Versuchsplanung und -auswertung in der Stoffwirtschaft. Leipzig, 1974.</mixed-citation></citation-alternatives></ref></ref-list><fn-group><fn fn-type="conflict"><p>The authors declare that there are no conflicts of interest present.</p></fn></fn-group></back></article>
